

TIME TABLE - II SEMESTER							
VLSI DESIGN							
	9.30-10.30	11.00-12.00	12.00-1.00	1.00-2.00	2.00-3.00	3.00-4.00	4.00-5.00
<b>Monday</b>	ASIC(AN)-41	TFT(MK)-41	ES(BS)-41		ADSP(VS)-41	FPGA LAB(MK)- 40/40A	
<b>Tuesday</b>	TFT(MK)-41	ASIC(AN)-41	ES(BS)-41		MDT(BS/AN)-41	ES LAB(BS)-40/40A	
<b>Wednesday</b>	MDT(BS/AN)-41	ADSP(VS)-41	TFT(MK)-41		ES(BS)-41	FPGA LAB(MK)- 40/40A	
<b>Thursday</b>	ADSP(VS)-41	MDT(BS/AN)-41	ASIC(AN)-41		TFT(MK)-41	ES LAB(BS)-40/40A	
<b>Friday</b>	ES(BS)-41	MDT(BS/AN)-41	ADSP(VS)-41		ASIC(AN)-41		
EMBEDDED SYSTEMS (ES)							
	9.30-10.30	11.00-12.00	12.00-1.00	1.00-2.00	2.00-3.00	3.00-4.00	4.00-5.00
<b>Monday</b>	RTS(PB)-41A	AMPMC(HP)-41A	ES(BS)-41		CA(VC/MU)-41A	RTOS LAB(PB)-41A	
<b>Tuesday</b>	NNFL(SS)-41A	CA(VC/MU)-41A	ES(BS)-41		RTS(PB)-41A	AMPMC LAB(MU) -41A	
<b>Wednesday</b>	AMPMC(HP)-41A	NNFL(SS)-41A	CA(VC/MU)-41A		ES(BS)-41	RTOS LAB(PB)-41A	
<b>Thursday</b>	CA(VC/MU)-41A	RTS(PB)-41A	NNFL(SS)-41A		AMPMC(HP)-41A	AMPMC LAB(MU) -41A	
<b>Friday</b>	ES(BS)-41	RTS(PB)-41A	AMPMC(HP)-41A		NNFL(SS)-41A		
BS : Dr. Balwinder Singh							
MK : Ms. Manjit Kaur							
VS : Ms. Vemu Sulochana							
PB : Mr. Prashant Bhardwaj							
AN : Mr. Anurag							
VC : Mr. Varun Chhabra							
SS : Mr. Satbir Singh							
HP : Mr. Hitesh Pahuja							