Home
|
C-DAC
|
Contact Us
Registration Open for M.Tech 2024
PhD Admissions 2024
Toggle navigation
About Us
Overview
Recognition & Approval
Departmental Activities
Photo Gallery
Holiday List
Contact Information
Administration
Director
Rules & guidelines
Notice
Academics
Academic Overview
Programmes
M.Tech – Artificial Intelligence (AI)
M.Tech - VLSI Design
M.Tech - Embedded Systems (ES)
Academic Calendar
Syllabus
Fee Structure
Admissions
Procedure
Eligibility Criteria
Admission Helpline
People
Faculty
Head of Department
List of Faculty
Staff
Research & Consultancy
Publications
Sponsored Projects
Student Projects
Facilities
Library
Laboratories
Hostels
Placement Cell
PO's Message
Placement at ACSD
Placement Brochure
Contact PO
Student Corner
Anti Ragging
Alumni
Sports
Student Counselling
Exam Date Sheet
Exam Results
Time Table
Home
People
Faculty
Hitesh Pahuja
Dr.Hitesh Pahuja
Project Engineer - I
Contact Information
# 13, Sector -19B,Vishkarma Nagar, Mandi Gobindgarh
9888530057
Email ID: cdachitesh[at]gmail.com
Aadhaar: 385671040708
Educational Background
2014-2018, PhD. in Engineering and Technology in Electronics
2008-2010, M.E in EPDT (PEC University of Technology, Chandigarh, India )
2004-2008,B.Tech in Electronics & Communication (RIMT Institute of Engineering and Technology, PTU, Mandi Gobindgarh, Punjab, India)
Positions Held
7 August 2015- Till date : Working as Project Engineer in Academic & consultancy service division(ACSD),Centre for development of advanced computing(CDAC), Mohali.
15 July 2010 - 6 August 2015: Assistant Professor at RIMT Institute of Engineering and technology, Mandi Gobindgarh, Punjab.
Research Interest
Low power design for CMOS at deep submicron technologies
Image processing for Embedded System
Subject Teaching
Teaching the following M.Tech Subjects:
Electronic system design
Neural Network
Teaching the following B.Tech Subjects:
Digital circuit and logic design
Digital system design
VLSI
Linear integrated circuit
EMI
BEEE
EDC
Handling the following labs:
Digital Electronics Lab
LIC Lab
VLSI Lab
Academic activities
Worked as ERP Coordinator
Guided thesis and projects
MST Exam coordinator
Time table Incharge
Member of Anti-ragging committee
Awards and Certificates
Green ThinkerZ Outstanding Engineer Award 2018
Attended short term course on Embedded System in Infowiz software solutions from 25 june-7 july 2012.
Received Guest of honour award from shivaji model school, district patiala for seminar on solar energy in 2015.
Got very good thesis remarks in M.E from PEC University of technology in 2010.
Received award as judge for event Mime from RIMT college of Architecture.
Attended short term course on VLSI in infowiz software solutions, chandigarh from 16 june to 28 june in 2014.
Conferences and Workshops:
Attended Faculty Development Programme by Punjab Technical University in 2011.
Attended Staff Development Programme by All India council for technical education in 2013.
Selected Publications:
Hitesh Pahuja and Swati sharma, “Shooting target detector using image processing”, Future trends in information and communication technologies(FTICT) , pp-93-96, Feb 2011.
Ranjeet kaur and Hitesh Pahuja," Data hiding using reversibly designed difference pair method", International journal of engineering research and application(IJERA) ISSN:2248-9622,Vol.5(4),pp.25-34,April 2015.
Hitesh Pahuja, Sudhakar Panday and Balwinder Singh, "Suitability of various low power strategies for SRAM Design-A survey", journal of semiconductor devices and circuits(JoSDC),Vol. 2(1),pp. 6-13,2015.
Hitesh Pahuja and Gurpreet Singh, "Bullet spot dimension analyser using image processing", International journal of advanced technology in engineering and science(IJATES),Vol.2(5),pp. 346-351,May 2014.
Anjali Taya, Balwinder Singh, Hitesh Pahuja,” Design and Analysis of Low Power Universal Line Encoder & Decoder, Microelectronics and Solid State Electronics, Vol 5(1), pp. 7-13,2016.
Gupta, N. and Pahuja, H. (2016) ‘Design and analysis of single- ended robust low power 8T SRAM cell’, MATEC Web of Conferences, 57, p. 01005. doi: 10.1051/matecconf/20165701005.
Helmet Based Authentication with Smart Dashboard for Two Wheelers." Advances in Intelligent Systems and Computing Intelligent Systems Technologies and Applications 2016 (2016): 989-1003,DOI 10.1007/978-3-319-47952-1_79.
Gaurav vashist,Hitesh Pahuja and balwindersingh “Design and Comparative Analysis of Low Power 64 Bit SRAM and its Peripherals Using Power Reduction Techniques” published in IEEE Conference on Wireless Networks & Embedded Systems (WECON 2016) Organized by Chitkara University
Amit Kumar, Hitesh Pahuja, Balwinder Singh “Design and Analysis of the high speed AES using Ancient Vedic Mathematics novel Approach” published in IEEE Conference on Wireless Networks & Embedded Systems (WECON 2016) Organized by Chitkara University
Navneetkaur, Hitesh Pahuja, Neha Gupta, Balwinder Singh “ Low Power FinFET Based 10T SRAM Cell “ published in IEEE CIPECH-2016 Ghaziabad,India.
Neha gupta ,hiteshpahuja , balwindersingh , navneetkaur“A Novel Design of Low Power Non-volatile 10T1R SRAM Cell” published in ieee conference WECON(20-6),Chitkara,Rajpura,India.
Shashank Kapoor, Hitesh Pahuja , Balwinder Singh “Real Time Monitoring & Alert System for Landslide” published in IEEE IC3I 2016 amity university,noida,India.
Navneetkaur, balwindersingh,varun Chhabra and Hitesh pahuja, “ CNFET based TCAM Design” published in NITTTR,International Conference on Interdisciplinary Research for Sustainable Development, chandigarh,2016
Mandeep kaur, balwindersingh and Hitesh pahuja , “ Design of non-volatile memory using memrister” published in NITTTR, International Conference on Interdisciplinary Research for Sustainable Development ,chandigarh,2016
AnamTasleem ,Satbir Singh,Balwinder Singh, Hitesh Pahuja, “Designing of a Gender Based Classifier for Western Music, published in Springer International Publishing AG 2016,(ICACDS-2016).
Hitesh Pahuja, Balwinder Singh, sudhakarpanday, “A near-threshold 10T SRAM cell with improved stability for sub-16nm FinFET Technologies”published in CPIE-2016 ,NIT Jalandhar, 2016
Amit Kumar and Hitesh Pahuja. Article: "Design and Analysis of Faster Multiplier using Vedic Mathematics Technique" International journal of computer application, 2016(9):28-31, September 2016.
Chinmay Sharma, Hitesh Pahuja*, Mandeep Dadhwal, Balwinder Singh, “ Study of Reversible Logic Synthesis with Application in SOC: A Review, Elsevier International Conference on Advanced material Technologies (ICAMT) 2016.